module: reg_int
description: 
timing_sensitivity: posedge clk
parameters:  
inputs:  int in, bool clk
outputs:  int out
classes:  
static_variables:  

init:  
out = 0;

code:  
out = in;
