module: reg_integer
timing_sensitivity: posedge clk
parameters: 
inputs: bool clk, int in
outputs: int out
classes: 
static_variables: 
init:
out = 0;

code:
out = in;
 
